IP NAME | IP Description | Vendor Name | Datasheet download | |
1 | IP Porting and Customization | Innosilicon | ||
2 | 1080P Low Power ISP Digital Core | Innosilicon | ||
3 | PUF Security(Physical Unclonable ID/Key) | A physical unclonable function, or PUF, is a "digital fingerprint" that serves as a unique identity for a semiconductor device such as a microprocessor. PUFs are based on physical variations which occur naturally during semiconductor manufacturing, and which make it possible to differentiate between otherwise identical semiconductors. PUFs are usually utilized in cryptography. A physical unclonable function (sometimes also called physically unclonable function) is a physical entity that is embodied in a physical structure. Today, PUFs are usually implemented in integrated circuits and are typically used in applications with high security requirements. |
Innosilicon | |
4 | Temperature/Voltage Sensor | Innosilicon Temperature/Voltage Sensor IP is designed for on-chip temperature or voltage measurement, such as core power supply voltage, which can be used to monitor chip temperature and the IR drop on core power supply. |
Innosilicon | |
5 | POR | Innosilicon Power-On-Reset (POR) circuit provides reliable reset function for general applications. |
Innosilicon | |
6 | PLL | The INNOSILICON high performance PLL is a high speed, low jitter frequency synthesizer and developed as an IP block to reduce time to market, risk and cost in the development of Analog Front-End design. It can generate stable high-speed clock from a ultra wide input clock. With excellent supply noise immunity, the PLL is ideal for using in noisy mixed signal SOC environments. This PLL integrates a Phase Frequency Detector (PFD), a Low Pass Filter (LPF), a Voltage Controlled Oscillator and other associated circuit. All fundamental building blocks as well as fully programmable dividers are integrated in the core. |
INNOSILICON | |
7 | SD4.0 PHY | Innosilicon SD4.0 PHY supports both UHS-II and Legacy SD interface. The UHS-II standard is targeted for mobile, portable applications and home applications, provides enhanced data rate, while maintaining low power and low EMI. The Legacy SD IOs supports traditional operation speed like DS, HS, DDR50 and SDR50/104 for providing the features of backwards compatibility. |
Innosilicon | |
8 | ONFI4 PHY | The Open NAND Flash Interface (ONFI) is an Open standard for NAND Flash Memory chips. The ONFI rev4.2 supports multiple modes of operation like SDR, NV-DDR, NV-DDR2, and NV-DDR3 modes. |
Innosilicon | |
9 | 10-bit 75MSPS VADC | INNOSILICON Video ADC IP is an analog-to-digital converter optimized for SoC integration in a range of applications including broadband wireless, audio codec, radar and imaging, multimedia, digital TV, IoT and general data acquisition. |
INNOSILICON | |
10 | 12-bit 150MSPS Pipeline ADC | INNOSILICON Pipeline ADC IP is a 3.3V, 12-bit, 150Msps analog-to-digital converter (ADC) featuring a fully differential wideband track-and-hold (T/H) input amplifier, driving a low-noise internal quantizer. The analog input accepts single-ended or differential signals. The ADC is optimized for low power, small size, and high dynamic performance. Excellent dynamic performance is maintained from baseband to input frequencies up to 70MHz, making it ideal for intermediate frequency (IF) sampling applications. |
INNOSILICON | |
11 | 12-bit SARADC | INNOSILICON SARADC IP is optimized for SoC integration in a range of applications including broadband wireless, audio codec, radar and imaging, multimedia, digital TV, IoT and general data acquisition. |
INNOSILICON | |
12 | 12-bit 200MSPS DAC | INNOSILICON 12bit 200MSPS DAC IP is an advanced, current-steering architecture 12-bit, 200Msps digital-to-analog converter (DAC) designed to meet the demanding performance requirements of signal synthesis applications found in wireless base stations and other communications applications. Operating from 3.3V/1.2V supply, this DAC offers exceptional dynamic performance such as 82dBc spurious-free dynamic range (SFDR) at fOUT = 30MHz. The DAC supports update rates of 200Msps at a typical power dissipation of 50mW. |
INNOSILICON | |
13 | 10-bit 300MSPS VDAC | INNOSILICON Video DAC PHY is a small-sized, 27~300MHz, 4-channel, 10-bit, high-speed D/A converter optimized for video or graphic applications, which is silicon-proven on various processes. This IP is designed to support Component (Pr, Y, Pb), Composite (CVBS), and S-Video (Y, C) signal standards for “consumer quality”. By integrating INNOSILICON Video DAC PHY, designers can easily add TV interface into their multi-media SoC design, to complete their design quickly and reduce time to market. |
INNOSILICON | |
14 | Cap or Capless Audio DAC | The Innosilicon Audio Codec is a 24-bit solution that supports both cap and capless outputs from mono up to 7.1 surround sound. Based on a Sigma-Delta noise-shaping technique with full path filters, the Codec is low power while providing 95dB SNR in DAC and 93dB SNR in ADC. |
Innosilicon | |
15 | Cap or Capless Audio ADC | The Innosilicon Audio Codec is a 24-bit solution that supports both cap and capless outputs from mono up to 7.1 surround sound. Based on a Sigma-Delta noise-shaping technique with full path filters, the Codec is low power while providing 95dB SNR in DAC and 93dB SNR in ADC. |
Innosilicon | |
首页 前页 后页 尾页 ,到页,共74页、1101条 |