您的当前位置:首页 >> IP核库存
其他条件:
  IP NAME IP Description Vendor Name Datasheet download
1 Video By One Tx and Rx PHY & Controller

 Innosilicon VBO TX/RX IP is designed for video data transmission from a video source device to a display device. With up to 8-lane configuration and data rate up to 4Gbps per lane, Innosilicon VBO TX/RX IP supports video format up to 2160P/60Hz. Innosilicon VBO TX/RX IP offers reliable solution for VBO interface, which can be integrated in the SOC used in multimedia device.

Innosilicon
2 eDP/DP PHY

 The Innosilicon eDP DP PHY is a highly reliable solution for your display interface requirements. It is fully compliant with DP 1.4 and eDP 1.4 standards, and capable of driving 2.7Gb/s per lane in configurations up to 4 lanes.

Innosilicon
3 HDMI 2.1/2.0/1.4 Tx and Rx PHY & Controller

The Innosilicon low power, mixed signal HDMI-IP™ Transmitter provides a complete HDMI 2.1/2.0/1.4 standard compliant interface solution for delivering video and audio streams.

Innosilicon
4 MIPI M-PHY, 4GRF-3GRF

 The INNOSILICON MIPI M-PHY transceiver is fully compatible with V1-00-00 specifications. It supports both master and slave roles in HS Gear 1~3 and LS operation. The M-PHY uses the MIPI standard M-PORTs Protocol Interface to simplify controller integration and supports DigRFv4, SSIC, and UniPro MIPI protocols.

INNOSILICON
5 MIPI C-PHY/D-PHY Combo

 The Innosilicon MIPI C-PHY/D-PHY combo IP is designed to combine both C-PHY and D-PHY function into one integrated IP. The combo PHY shares as much as possible logic/pads, and extends its compatibility to most flexible applications.

Innosilicon
6 MIPI C-PHY Tx and Rx(PHY & Controller)

 The INNOSILICON MIPI C-PHY Combo TX integrates a MIPI® C-PHY 1.1 compatible PHY that supports up to 6.86Gbps/trio high speed data transmitter, plus a MIPI® low-power low speed transceiver that supports data transfer in the bi-directional mode. The C-PHY Combo TX is built in with a standard digital interface to talk to any third party Host controller.

INNOSILICON
7 MIPI/LVDS/TTL 3 in 1 combo

 The INNOSILICON MIPI D-PHY is V1.2 spec compliant and can combine either a high-speed transmitter or receiver with a low speed transceiver to support ULP, LP and HS operation. The D-PHY uses the standard PPI digital interface to simplify controller integration and supports CSI, DSI and UniPro MIPI protocols. An optional CSI controller is available.

INNOSILICON
8 USB 2.0/HSIC PHY(Host/Device/OTG/Hub)

The INNOSILICON USB 2.0 OTG PHY is fully compliant with UTMI+ level 3 Rev 1.0 specification. Offering excellent performance combined with a die size up to 30% less than competitor's solution, this PHY is the perfect companion to your design. The impressively small die size offers all functionality needed for a complete USB solution including HS, FS and LS support with OTG, as well as all required I/Os, primary and secondary ESD, self-calibrated DP/DM termination and an integrated PLL.

INNOSILICON
9 USB 3.0 PHY(Host/Device/OTG/Hub)

 The INNOSILICON USB 3.0 PHY is fully spec compliant and it can be combined with PCIe2.0 and SATA3.0. Combining the efficiency of a mature, but compact, USB 2.0 PHY with a Super Speed PHY to provide 5Gb/s operation, this complete solution is the answer to your USB 3.0 needs.

INNOSILICON
10 USB 3.2 PHY(Host/Device/OTG/Hub)

 The Innosilicon USB3.2 PHY is a highly programmable module that processes high-speed serial data to parallel data compatible with the PHY Interface for USB3.2 standard from Intel. The PHY supports USB3.2 physical layer specifications.

Innosilicon
11 Multi-SERDES PHY SATA3/PCIe2/XAUI/Fiber Channel

 The Innosilicon Multi-SERDES PHY is a highly configurable design that supports SATA3, PCIe2 and XAUI with full compliance. High data rates are accurately achieved through fully programmable TX drivers and auto-calibrated on-die terminations.

Innosilicon
12 PCIe 3.0

 The Innosilicon PCIE3.0 PHY is a highly programmable module that processes high-speed serial data to parallel data compatible with the PHY Interface for PCIE3.0 Super-Speed standard from Intel. The PHY supports PCIE3.0(8Gb/s/5Gb/s/2.5Gb/s) physical layer specifications.

Innosilicon
13 PCIe 4.0

 The Innosilicon PCIe4.0 PHY is designed to maximize interface speed in the complex system environments found in high-performance computing. It is a low-power, area-optimized, silicon-proven IP designed with a system-oriented approach to maximize flexibility and ease integration for our customers. The PCIe4.0 PHY supports PCIe 4.0, 3.0, 2.0 and 1.0 and has full support for manufacturability.

Innosilicon
14 1-32G combo PHY

 Innosilicon 32G SERDES PHY is a highly configurable PHY supporting speeds up to 32Gbps within a single lane. The 32G Serdes is compatible with PCIe 5/4/3 and next generation PCIe standard protocols, as well as various serial interface protocols (Rapid IO/XAUI/SATA/fiber channel/10G Ethernet etc.).

Innosilicon
15 56G/64G SERDES

 The Innosilicon 32/56/64G SERDES PHY is a highly  configurable PHY capable of supporting speeds up to 64Gbps within a single  lane. The PHY has been configured to support a wide range of HS SERDES  protocols, including 64G PAM-4 and NRZ, through changes to the PCS layer and  register settings.

Innosilicon
首页 前页 后页 尾页 ,到页,共74页、1101条